
F.g.-




| | | | 3 | Ø | Ø | 30 | 9 | Ø | E | | 6 | (3) | | 2 | 90 |
|------------------------------|------------|----|-----|-------|----------|-----------------|--------------|------|---------------|---------------|---------------|--------------|----------|------------|------------------|
| 201 ሴብቲ ዞ | 2 0 2 動作資源 | | | ۶ ۶ | < r | ᆈ. | <u> </u> | ۱ ۲ | <u>ب</u> ت | ノコシク こ 配布回じた。 | #120~12-7A 助作 | 17 | NY ARORI | 777 79 K L | ノトアスはダコニットの右コニット |
| ADD Rx,Ry,Rz | 7 | 0 | Το | 1 | To | To | Το | 0 | 0 | To | 7 | | | | |
| ADD Rx, MEMy, MEMa | 7 | 1 | D | + | 0 | _ | | 4- | - | +- | - | +- | +- | 10 | 0 |
| ADD Rx.Ry.imm | 7 | 0 | 0 | 1 | 0 | - | 10 | 0 | +- | +- | + | | 11 | 1 | 10 |
| LD Ru, MEMy | 7 | h | 0 | 0 | 0 | 0 | 1 | +- | ╀. | +- | 10 | + | 0 | 10 | 1 |
| LD Ra, MEMy:: AUU Ra, Ry, Hz | 7 | 1 | 0 | 1 | 0 | 0 | { | 0 | 0 | 10 | 10 | 0 | 0 | 0 | 0 |
| STR Ra, MEMy | 1 | 0 | 1 | Ô | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1: | 1 | 0 | 0 |
| MUL Rx.Ry,Rz | 1 | 0 | 0 | 0 | <u> </u> | | 1 | 1 | 0 | U | 0 | <u> -</u> | 0 | 0 | 0 |
| O ADDR | 1 | U | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | ລ | 0 |
| UMP Rx | 1 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | U | 1 | 1 |
| DOP N | 1 | 0 | | | 0 | 1 | 0 | 0 | 0 | n | O | 1 | 0 | n | D |
| : | | -1 | ات_ | 0 | 의 | 1 | 9 | 0 | _1 | 0 | 0 | 0 | 0 | 0 | 1 |
| | 1 1 | | | | | | | | | | | | | | |

6 命令別動作資源テーブル

```
" 201
        instruction mode;
        instruction-independent operation resource table;
        operation resource;
        memory Read operation;
        memory Write operation;
        calculator A operation;
       calculator B operation;
       branch unit A operation;
       block A operation;
       block B operation;
       block C operation;
       peripheral interface A operation;
       parallel instruction decode unit;
      data register RO to R15;
      data register R16 to R31;
      address calculation unit;
      threshold value unit;
```

peripheral interface A operation; parallel instruction decode address calculation unit; data register R16 to R31; branch unit A operation; data register R0 to R15; calculator A operation; calculator B operation; memory Write operation; memory Read operation; threshold value unit; block A operation; block B operation; block C operation; LD R1, Mem(A0) LD R1,Mem(A1) SUB RO,R1,Oxfff ADD R2,R5,R7 MUL R3,R0,R2 STR Mem(A4),R3 . () LD R4,Mem(A5) instruction-independent operation resource use data; F)g.4 peripheral interface A operation; parallel instruction decode unit; address calculation unit; branch unit A operation; data register R16 to R31 data register R0 to R15; memory Write operation; calculator A operation; calculator B operation; memory Read operation; threshold value unit; block A operation; block C operation; block B operation; () LD R1, Mem(A0) i LD R1,Mem(A1) SUB RO, R1, Oxffff Ö, Ō. ADD R2, R5, R7 Û Û Ø: MUL R3,R0,R2 STR Mem(A4),R3U LD R4,Mem(A5)

4 0 1






Fig.9

| ()プログラムID | 運力制御機能ON/OFF |
|-----------|--------------|
| ID1 | ON |
| ID2 | ON |
| ID3 | OFF |
| ID4 | ON |

program ID;

power control function ON/OFF;

```
data_a = data_b*1.75;
data_c = func_calc_d(in1, in2, in3);

if (cond_k = 1){ adrs1 = adrs1 + 8; }

#pragma POWER_CONT_ON_Level1

for (i=0; i<256; i++){
   out_sum = out_sum * data_c[adrs1]
}

#pragma POWER_CONT_OFF

if (out_sum > 24){ adrs1 = adrs1 + 32; }

Fig. []
```

| のレベル | ② 制御内容 | | | | | | |
|---------|-------------------------|--|--|--|--|--|--|
| Level O | 3 命令置換によって停止可能な動作資源のみ検出 | | | | | | |
| Level 1 | 分 10区間以上動作しない動作資源を検出 | | | | | | |
| Level 2 | S 5区間以上動作しない動作資源を検出 | | | | | | |
| Level 3 | 6 3区間以上動作しない動作資源を検出 | | | | | | |

```
level;

control content;


only operation resource which can be stopped is detected by replacing instructions;


operation resource which is not actuated for 10, or more sections is detected;

operation resource which is not actuated for 5, or more
```

operation resource which is not actuated for 3, or more sections is detected;









| MOV | R0, 0X00aa |
|-----|----------------|
| ADD | R5, R5, R0 |
| LD | R1, Mem(A1) |
| SUB | RO, R1, OXOIII |
| LD | R7, Mem(A0) |
| ADD | R2, R5, R7 |
| MUL | R3, R0, R2 |
| STR | Mem(A4), R3 |

| ② | 3 メモリWrite動作 | 3 演算器A動作 | A 演算器B動作 | 多分岐ユニットA動作 | のプロックA動作 | A ブロックB動作 | 8 ろブロックC動作 | 9周辺インターフェース動作 | の世列命令デコードユニット | データレジスタRO-R15 | <u> </u> | リアドレス演算ユニット | り即値ユニット | |
|----|--------------|----------|----------|------------|----------|-----------|---------------|---------------|---------------|---------------------------------|----------|-------------|---------|---|
| Ō, | O | 1 | 0 | 0 | 0 | 0 | 0 | 0 | O | 1 | 0 | 0 | 1 |] |
| Ö | 0, | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ĺ |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | |
| 0 | o. | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | ĺ |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | |
| 0 | o. | 1 | 0 | 0 | 0 | 0 | 0 | 0: | 0 | 0 | 0 | 0 | 0 | |
| Ö | O. | 0 | 1 | 0 | 0 | 0 | 0 | 0 · | 0 | 1 | 0 | 0 | 0 | |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0. | 0 | 1 | 0 | 1 | 0 | |

- 1 memory Read operation;
- 2 memory Write operation;
- 3 calculator A operation;
- 4 calculator B operation;
- 5 branch unit A operation;
- 6 block A operation;
- 7 block B operation;
- block C operation;
- 9 peripheral interface A operation;
- parallel instruction decode unit;
- 11 data register R0 to R15;
- 12 data register R16 to R31;
- 13 address calculation unit;
- 14 threshold value unit;

Fy.15






STR

Mem(A4), R3

 O

memory Write operation; memory Read operation; shifter operation;

branch unit A operation; multiplier operation; block A operation;

block B operation;

Peripheral interface A operation; block C operation;

parallel instruction decode unit; data register R16 to R31; data register R0 to R15;

address calculation unit;

threshold value unit;

STR Mem(A2), R9 MUL R3, R0, 0x0002 LD R1, Mem(A1) MUL R5, R7, 0x0004 SUB RO, R1, 0x0fff ADD R2, R5, R7 MUL. R3, R0, R2 STR Mcm(A4), R3

| | | _ | _ | | | | | | | | | | | | |
|---|----------|---|---|----|---|---|-----|---|---|----|-----|----|----|----|--------------|
| | 0 | 0 | 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 70 | To | 11 | 7 |
| | 0 | 0 | 0 | 1 | Ó | 0 | 0 | 0 | 0 | 0 | 1 | 10 | 0 | 10 | 4 |
| | 1 | 0 | 0 | | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | \dashv |
| | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| | 0 | 0 | 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | \mathbf{I} |
| L | 0 | 0 | 1 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 - | 0 | 0 | 0 | 1 |
| L | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | .0 |] | 0 | 0 | 0 | ŀ |
| Ľ | <u> </u> | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | - | | |
| | 0 | 1 | O | Ç. | 0 | 1 | 1 . | 0 | 0 | | 1 | | 1 | 0 | l |

F19.20

memory Write operation; memory Read operation;

branch unit A operation; multiplier operation; shifter operation; block A operation;

Peripheral interface A operation; block B operation; block C operation;

parallel instruction decode unit;

data register R16 to R31; data register R0 to R15;

address calculation unit; threshold value unit;

STR Mcm(A2), R9 SFT R3, R0, 0x0001 LD R1, Mcm(A1) SFT R5, R7, 0x0002 SUB RO, R1, 0x0fff ADD R2, R5, R7 MUL R3, R0, R2 STR Mem(A4), R3

| | | | | | | | | | | | | , ,, | - |
|---|---|---|-----|---|---|---|---|---|----|-------|----|------|----|
| 0 | 0 | 1 | ō | 0 | 0 | 0 | 0 | 0 | 0 | T_1 | 10 | 10 | Ti |
| 0 | 0 | 1 | 2 | 0 | 0 | 0 | 0 | 0 | 10 | + | 10 | 0 | 0 |
| 1 | 0 | 0 | Q. | 0 | 1 | 0 | 0 | 0 | 10 | 1 | 0 | 1 | + |
| 0 | 0 | 1 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | +- | 0 |
| 0 | 0 | 1 | i u | 0 | 0 | 0 | 0 | 0 | 0 | | 1 | 0 | 0 |
| 0 | 0 | 1 | 6 | 0 | 0 | 0 | - | - | +- | 1 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | - | | | | | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| | | U | | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

LD R1,Mem(A0) LD R2, Mem(A1)ADD R0,R1,R2 : SET SUB R0,R1,R2 ADD R2,R5,R7 MUL R3,R0,R2 : . CLR. PCR,#Memory_Stop - 2103 ST Mem(A4),R7